Abstract -In this paper, the design of hybrid full adder CMOS design is presented. There are various design modules are used to implement the hybrid full adder design. Transmission gate logic based hybrid full adder design is implemented in this paper by using complementary metal oxide semiconductor (CMOS) logic for low power applications. In general, the full adder performance evaluation is analyzed for 1 bit and these design bit size is extended up to 4 bit for various applications like ALU Unit. For high speed applications, the proposed design is used and also it reduces the delay and power than existing design. Extended 4-bit full adder is performed with low power voltages and reduced number of transistor counts. There are various logic is used to design a full adder to check the synthesis comparisons through schematic design.Proposed design is designed in S-Edit, these output waveform and simulation results are evaluated in TSpice by using Tanner EDA Tool.
Introduction
Adder is the common arithmetical operations; this operation mainly used for the microprocessors and digital signal processing blocks for high speed arithmetical operations. Low power based design is importantly needed for various real time applications. Especially in VLSI, the power consumptions is one of the main considerations for efficient design. The design of combinational circuits, the power consumption is mainly focused for the implementations. There are two logic style is used for design implementations that is static style and dynamic style. Static full adder design has more reliability and efficient power consumptions. Dynamic logic style is used for high speed of operations due to this mobility. CMOS logic style is high switching and minimum noise immunity levels. Power consumptions is achieved in the clock lines. The proposed hybrid full adder design has efficient driving capability. There are various logic style is used for full adder design that is Pass transistor logic (PTL), Static CMOS logic and Hybrid full adder logic.
Literature Survey
There are three constituting modules for full adder design. [1] Presented the performance analysis of low power 1-bit CMOS full adder cells. By combining the different modules, there are twenty different full adder design is implemented. Each design has several advantages itself like power consumptions, speed, area and delay. [2] Explained the low-voltage low power CMOS full adder. The general design for circuits using k-maps and pass network theorems are explained and six-transistor XOR-XNOR cell is designed by using this standard method. The standard method is not affected the voltage drop in transistors. That does not affect from the threshold voltage drop in MOS transistors, but at the same time fewer transistors are used compared to existing designs. However, more design effort is required for the sizing of the transistors. [3] Explained the design of robust, energy-efficient 1 bit full adders for deep submicrometer design using hybrid-CMOS logic style. Novel 1 bit full adder using hybrid logic is presented here for low power consumptions. Proposed design is performed with low power voltage levels. [4] Described a low-power high-speed CMOS full adder core for embedded system. In general the power consumption is consider as a main factor but high speed is also main factor for the efficient design.
Hybrid Adder Design
Adder is designed by using conventional methods with using only transistors. Chang adder design is performed with 26 transistors and its modified low power XOR and XNOR circuit. Additions of more transistors, the delay problem are solved but these design leads to the high power utilizations. Aguirre adder performed with complementary pass transistor logic style to find the balanced paths based on multiplexing of the Boolean functions. Full swing balance output is generated by the Goel adder with XOR-XNOR circuit. These circuit is used for the high speed applications because of its cross coupling. Complementary pass transistor logic is evaluated by the Agarwal adders to determine the full swing output voltage. This hybrid adder hasa generation of "SUM" and "CARRY OUT" signals.
Full-Adder Categorization
There are three categories used for the adder design and also generations of the Sum and Carry. These outputs can be derived in many different logic expressions to calculate the structure of the circuit. The different possible structures for full adders are classified into three broad categories.
A,B and Cin inputs generated the Sum and Cout is derived as below,
I. Full adder design with XOR-XNOR circuit
The Sum and Carry outputs are generated by the following equation, where H is A⊕B and H' is the complement of H.
II. Full Adder design with XNOR-XNOR circuit
The Sum and Carry outputs are generated by the following expression
III. Centralized Full Adder
The sum and carry outputs are generated by the following expression.
Existing Full Adder Design
The Existing single-bit full adder circuit is implemented by Complementary Pass transistor logic(CPL), Transmission gate logic (TG) and hybrid pass-logic (HPL) with static CMOS output and these circuits are the most important logic in the conventional domain. These logic circuits are simulated by using tanner EDA tool. Overall performance of the design is improved by using different logic styles. CPL Logic is performs with efficient power utilizations by using 32 transistors. Power consumption is achieved in CPL Logic but the transistor count is comparatively high and voltage degradation is main drawbacks of the CPL design so it is not suitable for the efficient implementations. By using 6 transistors, the hybrid CMOS logic style is implemented with efficient power consumptions. The existing Single-bit full adder is used to reduce the area, power and latency of the circuit. 
Proposed Extended 4-Bit Full Adder Circuit
Proposed design of the extended 4-bit full adder design is simulated and synthesized using Tanner EDA Tool. These design is carried out by using schematic design. High speed, low power and reduced number of transistor counts are highly achieved in the proposed full adder design than the conventional PTL Logic, TG FA logic and Static CMOS Logic. Proposed design reduced the number of transistor counts as well as power in the existing design. The schematic design of extended 4-bit full adder circuit is shown in fig.5 . 
Conclusion
In this work, the extended 4-bit full adder circuit is implemented by using Tanner EDA tool by using 250 nm technology with minimum area utilizations , high speed of operations and low power consumptions interms of VLSI concerns. There are various logic style is used for the full adder design that is PTL,CPL,TFA and TGA. These design is synthesized by using TSpice.The proposed full adder was used to design a 32-bit carry propagation adder having buffers at appropriate adder stages.These full adder circuit is provide the overall performance of the structure.
